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ABSTRACT
In this study, the super-steep retrograde N-channel doping profile was found to degrade the gate oxide integrity (GOl),
hot carrier lifetime and the ESD performance. Therefore, a simple method was proposed to form the conventional N-
channel doping profile without adding the masking step. In addition, to improve the oxide/Si interface quality, a modified
LDD structure with As and P31 co-implant followed by gate re-oxidation was also proposed to improve the hot carrier
lifetime. To improve the ESD failure threshold, after the real-time I-V characteristics measurement during ESD zapping
event and detail failure analysis, a modified multi-finger protection structure with P+ diffusion into source regions was also
proposed to relieve the current crowding effect. Moreover, for reducing the snapback voltage, a P-type dopant was proposed
to implant into the drain region ofthe ESD transistor.
Keywords: ESD (Electro-Static Discharge), snapback voltage, Gate Oxide Integrity (GOl)
1. INTRODUCTION
For sub-O.25i technology development, how to control the short channel effect (SCE) and still meet the reliability
specification, is the most important challenge. That is no B-mode gate oxide failure and the hot carrier lifetime is as least
with 10 years, and the ESD failure threshold is larger than 4 Ky. Therefore, to have good immunity of SCE, the use of thin
oxide and super steep channel retrograde well (SSRW) are inevitable. Due to the low power requirement, the low Vcc
(2.5V) is commonly used in the core transistors. In addition, due to the thin gate oxide, the electron-trapping rate is much
less than that of the thicker gate oxide. As a result, the hot carrier effect (HCE) may not be a concern. However, the I/O
transistors in most of the embedded system still require the higher operation voltage 3.3V. Thus, the dual gate oxide process
is integrated for this purpose with high voltage devices in the I/O regions and high performance low voltage transistors in
core regions. How to simplify the process and still meet the reliability specification is a big challenge for this integrated dual
gate oxide process, especially for the reliability concern of gate oxide integrity (GOl), HCE and electrostatic discharge
(ESD) in I/O transistors. Although it had been reported that by the optimization of lightly doped drain (LDD) structure in
the SSRW profile, acceptable HCE lifetime can still be achieved [1]. However, no data about GOl and ESD performance are
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revealed, especially when the SSRW is also used in the I/O region. It is well known that high energy implant has impact on
the GOl, but no related reference reporting the indium (In) inducing GOl degradation. Moreover, due to the high
concentration formed by SSRW in the base region, it leads to low ESD failure threshold. Therefore, another ESD masking
step and implant in the I/O region should be used. This will increase the process cycle time and production cost.
In this study, the competing effects of different channel, LDD schemes and process sequence on GOl, HCE and ESD
are emphasized. In addition, from the real-time I-V characteristics during the ESD zapping, some concepts are modified and
then a modified ESD protection structure is also proposed to relieve the ESD current crowding effect. Based on this analysis,
an advanced process flow without increasing the masking steps is proposed, which can preserve the device performance and
isolation window. Most importantly, it can meet high reliability spec.
2. EXPERIMENT
The devices were fabricated by a single-polysilicon, six metal layers and twin-well CMOS process on (100)-
oriented Si wafers with resistivity of 8-10 Q-cm. The test devices hwere with 65-A thick gate oxide for I/O transistors and
32-A for core transistors , and n+ polysilicon gate N-channel LDD MOS transistors. The implanted wells and channels
were with boron at 160 keV to 1.5xlO'3 cm2 and at boron 25 keV to 5xl012 cm2 with and without In co-implant. The
modified LDD structure was formed by phosphorus implantation at a dosage of 30 keV to 1.OxlO'3 cm2 and arsenic at 50
keV to 5.Oxl O' cm2 before the spacer formation. The source/drain was formed by arsenic implantation at 60 keV to
5.Oxl 015 cmfo1lowed by rapid thermal annealing (RTA) at 1 01 5°C for I 5 second and followed by the inter layer dielectric
flow at 650°C for 30 mm. Then contact and via holes with all the metal layers were patterned and deposited.
The ESD failure thresholds for various layout structures were tested using a HBM simulator which met the
specification ofMIL-STD 833C, with a rise time within iOns and a decay time within lSOns in the short- circuit mode. The
source and gate terminals were both grounded, and the drain terminal was stressed by a series of three ESD pulses at each
voltage level with respect to Vss. To gain more detailed insight into the transient behaviors of the complex interaction
between ESD zapping and protection devices, a approach was taken to simultaneously measure the pulse waveforms of
current and voltage during the HBM stress. The transient voltage was measured with a Tektronix TEK P6205 FET active
probe (< 2pF) and the transient current was measured with a Tektronix CT-i (lmA/5mV) current probe. All ofthe current
and voltage transient waveforms were recorded with the Tektronix TEK 664A digitizing oscilloscope (500 MHZ, 2G
sampling/second). After each ESD zapping event, the DC I-V characteristics of the device were measured using the
semiconductor analyzer HP 4i45B. The failure criterion of the zapped devices was IuA leakage current measured at 6V.
3. RESULTS AND DISCUSSION
3.1 Gate oxide integrity degradation and improvement
In conventional dual gate oxide process, as shown in Table 1(a), to reduce the masking step, the core and I/O
transistors use the same channel profiles. As a result, the SSRW profiles formed by the boron (B) and In dopants are also
formed at the I/O regions. In this study, there is no 001 concern for bulk capacitors at the core regions. However, the GOl at
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I/o region is degraded and is found to strongly depend on the In implant energy, as shown in Fig. 1(a). Higher energy
implant by In leads to more B-mode failures for the gate oxide in the I/O regions. Because the gate oxide physical thickness
was 65A and the operating voltage was 3.3V. According to C. Hu's model [2], the gate oxide breakdown voltage ranging
from 3.3V to 8V belongs to the B-mode failure. This effect might be attributed to that the thermal cycle of damage anneal
was not enough for the thicker oxidation step. In addition, it was also observed that there were higher gate leakage currents
in the stand-alone transistors with SSRW doping profiles, as shown in Fig. 1(b), especially when As+P31 LDD structure was
used. However, the transistors with conventional channel (CONC) doping profiles had the least gate leakage currents. This
effect can be explained as follows.
It is well known that SSRW will degrade the current drive due to the mobility degradation. To meet the drive
requirement, much higher LDD concentration is inevitable. Therefore, more gate-induce-drain-leakage (GIDL) currents will
be induced. In addition, due to some defects may be created by the In dopant on bulk oxide and may also induced by the
LDD implant along the gate edges. As a result, some abnormal leakage currents, which are larger than the GIDL currents,
are observed to form the tail of the cumulative plots.
To remove the In-induced GOl degradation, we proposed the blanket PW formation across the wafer, then followed
by the SSRW formation at core N-active regions and higher NW dose to counter-dope the blanket PW dose implantation.
By this method, the I/O NMOS transistor will not suffer the B-mode failure. In addition, it will not degrade the Vt rol-off of
PMOS and the isolation window, as shown in Fig. 2(a)-(b).
3.2 Hot carrier degradation and improvement
With the SSRW profile, although it had been reported that the hot carrier lifetime could be improved by taking the
advantage of the transient enhanced-diffusion (TED) effect [3]. However, it still can not compete with the conventional
channel (CONC) profile in this study. It is found that the transistor with SSRW has the highest substrate current and gate
current in the higher gate voltage region, as shown in Fig. 3(a). As a result, during the hot carrier stress, more interface
states will be generated and more hot electrons can be trapped in the oxide/Si interface. Thus, worse HCE lifetime can be
expected. For the conventional channel structure, P31 LDD has the least impact ionization due to much gradient junction
profile, and then better HCE lifetime can be expected. This inferring can be confirmed by the data shown in Fig. 3(b).
However, P31 has higher diffusion coefficient and then causes the worse short channel effect. To compromise the
performance and HCE lifetime, As+P31 LDD has been widely used in industry. However in the conventional process, the
poly re-oxidation is followed by the LDD implant. If the As+P31 LDD is executed, in addition to the higher Isub, the
bombardment by As at the poly gate edge may degrade the oxide quality under the spacer. Therefore if without another
thermal annealing, HCE lifetime is still a concern. For this issue, a modified process sequence is proposed by executing the
As+P31 LDD implant before the hard mask removal and followed by the poly re-oxidation [4].
Because the remaining damaged oxide beside the gate edge after the LDD implant can be etched away by the process
step of hard mask removing, better oxide quality during the poly re-oxidation can be assured. This better oxide/Si interface
quality can be confirmed by measuring the gated-diode currents of all the splits [5]. As shown in Fig. 4, we can observe that
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the split with SSRW and As+P31 LDD has the largest current. However, the split with conventional channel and As+P31 LDD
implant has the least gated-diode current. In addition, comparing the current differences between Fig. 4(a) and Fig. 4(b), we
can find that the split with SSRW and As+P31 LDD has the largest increase rate. On the contrary, the split with conventional
channel and As+P31 LDD implant has the least increase rate. In other words, the proposed method can have the least
interface state generation during the hot carrier stress.
In addition, because the electric field peak can also be pushed into the channel after gate re-oxidation, then the spacer-
induced series resistance increase can be relieved [6]. This approach can also be verified from Fig. 3(b), in which less
degradation at the same stress condition can be observed for this modified process. Therefore, even the As+P31 has larger
substrate current, due to better poly re-oxide integrity, the overall lifetime is comparable to the device with pure P31 LDD
structure.
3.3 Observance of ESD performance degradation
Initially, it is considered the ESD performance should have good ESD performance due to the lower snapback voltage.
However, the human body model (HBM) ESD failure threshold is poor with conventional multi-finger protection structure.
After failure analysis, it was found that all of the failure is due to the filament formation between source and drain. For this
phenomenon, it is attribute to the SSRW doping profile, which leads to high Gummer number at the channel region and
forms the base region of the parasitic bipolar transistor. Based on above observance, the failure threshold of ESD transistor
with conventional doping profile is also evaluated. However, even using the conventional doping profile, the ESD
performance is only improved from 1KeV to 1 .5KeV. To improve the ESD performance, another masking step with P31 ESD
implant was also implemented, and the failure threshold was improved to 2.0 KeV, which is still below the industrial spec 4
KeV.
3.4 Modified ESD protection structure and ESD implantation
In order to have better current uniformity, a powerfl.il protection structure is inevitable. Before the modified protection
structure is proposed, the well pick-up effect is firstly evaluated. From the real-time I-V characteristics during ESD zapping,
two well pick-up regions will induce lower substrate resistance and higher snapback voltage, as shown in Fig. 5. But, the
ESD performance is better for transistor with two well pick-up (250V vs. 1 50V). When the poly finger number is increased,
the increase of effective protection area by more well pick-up regions can be increased but has saturation effect. This is due
to the current crowding effect as shown in Fig. 6 (a)-(b), where all of the damage sites are located at the poly-end near the
well pick-up regions. Based on this result, an analytical ESD current distribution model was developed and a modified
protection structure with P+ diffusion into source region was proposed to increase the protection area and was expected to
improve the current uniformity compared to the conventional multi-finger structure [7]. From the failure analysis, as shown
in Fig. 7, the bum-out regions were really along the poly-finger. That is current uniformity had really much improved.
Although the modified multi-finger structure can increase the effective protection area, it will also result in the
increase of snapback voltage as shown in Fig. 5, which may also degrade the ESD performance. According to the simple
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model [8]:
ESD failure threshold oc EEs/ Areaeffectjve (1)
EESD 'isp • 'ESD • Tduration (2)
where EESD S the total energy consumption in the ESD transistors, 'ESO is the ESD current from ESD tester, V, is the
snapback voltage determined by the real-time I-V characteristics, and Tduration the duration time of It is found that
reducing the snapback voltage also improves the ESD failure threshold. Conventionally, LDD structure can improve the hot
carrier lifetime but will degrade the ESD performance. Therefore, the ESD implant by P3 was used to improve the ESD
performance. However, there is no apparent improvement by the implantation of P31 in this study. To reduce the snapback
voltage without impact on the current drive and hot carrier reliability, the method by P-type dopant implanted at the
modified multi-finger structure was proposed [9]. By this method, the snapback voltage can be reduced. The reduction of
the snapback voltage depends on the P-type dopant energy and dosage. Too higher dosage will lead to the junction
capacitance increase, and too higher energy will not have the advantage ofreducing the snapback voltage. In addition, the P-
dopant regions should not self-aligned to the spacer, otherwise, it will degrade the transistor's performance. Table-2 shows
the comparison of ESD performance of different structures. It can be found much ESD performance has been improved by
the modified structure with the P-type dopant ESD implant.
Finally, we give the overall process comparison between the conventional process as shown in Table-I . It can be
observed that the process is simple and there is no any masking step increase.
4. CONCLUSIONS
In this study, for sub-quarter micron technology with dual gate oxide process, a method without increasing the
masking steps by blanking the PW implant is proposed to de-couple the core and I/O channel profiles and improve the GOT
in the I/O regions. In addition, we also found that the execution of LDD implant before the hard mask removal and poly re-
oxidation can yield better oxide/Si interface quality beside the poly edge. As a result, we can have better hot carrier
degradation immunity. If combining with the conventional channel profile, modified LDD scheme and the modified ESD
protection structure with P-type dopant ESD implant, The ESD performance, GOl and hot carrier lifetime in the I/O region
can be optimized. Moreover, the process flow is simple and will not degrade the isolation window.
5. REFERENCES
I. N. Bhat, P. Chen, P. Tsui, A. Das, M. Foisy, Y. Shino, J. Higman, J. Nguyen, S. Gonzales, S. Collins and D. Workman,
'Hot Carrier Reliability Considerations in the Integration of Dual Gate Oxide Transistor Process on a Sub-O.25um
CMOS technology for Embedded Applications', IEDM Tech. Dig., San Francisco, p.93 I (1998)
2. R. Moazzami and C. Hu, 'Projecting Gate oxide Reliability and Optimizing reliability Screens', IEEE ED-37 (1990), p.
1643.
3. CHDIAZ, CHWang, CCWud, SHChend, BKLiew, KLYang and Jack Y-C Sun, 'A 0.l8um CMOS Logic Technology
with Dual gate oxide and Low-k Interconnect for High-Performance and Low-Power Applications', IEEE VLSI
60
Downloaded from SPIE Digital Library on 04 Feb 2012 to 140.114.195.186. Terms of Use:  http://spiedl.org/terms
Symposium, Japan, p. 37 (1999)
4. Jiaw-Ren Shih, Shion Hann Liaw, 'Process to Optimize Performance and Reliability ofMSFET Devices', United States
Patent No: 572352, Mar. 3, 1998
5. T. GIEBEL and KARL GOSER, 'Hot-Carrier Degradation ofn-Channel MOSFET's Characterized by a Gated-Diode
Mesurement Technique', IEEE EDL-1O (1989), p. 76
6. F-C. Hsu and HR. GRINOLDS, 'Structure-Enhanced MOSFET Degradation Due to Hot-Electron Injection', IEEE
EDL-5, (1984), p.71
7. Jiaw-Ren Shih, Jian-hsing Lee, Huey-Liang Hwang, Boon-Khim Liew and Shang-Y Chiang, Jpn. J. Appl. Phys. Vol. 38
(1999) pp.4632-4641.
8. Jiaw-Ren Shih, Jian-Hsing Lee, Yi-Hsun Wu, Scott Liao, Boon-Khim Liew, Ruey- Yun Shiue, Huey-Liang Hwang and
John Yue, , Jpn. J. Appl. Phys. Vol. 39 (2000) No. 2A p. 46-5 1.
9. Jian-Hsing Lee, Yi-Shing Wu, Jiaw-Ren Shih, USA and Chinese patent 1999.
Table-i Comparison of conventional and modified process flows
( a) Conventional Process (a) Modified Process
x Blanket PW formation (@ core & I/O)
Pw SSRW formation SSRW formation (@ core)
NW formation (core & I/O) Higher dose NW formation (@ core & I/O)
Dual gate oxidation & gate patterning Dual gate oxidation & gate patterning
Hard mask remove NLDD formation (@ I/O)
Gate re-oxidation Hard mask remove
N- & P- shallow extension formation (@ core) Gate re-oxidation
NLDD formation (@ I/O) N- & P- shallow extension formation (@ core)
Side-wall formation Side-wall formation
N+ & P+ S/D formation N+ & P+ S/D formation
RPO Layer Dep. & Photo RPO Layer Dep. & Photo
N-type ESD implant P-type ESD implant
Table-2 ESD performance comparison of different protection structure and implant
ESD Implant Conventional structure Modified structure
P31 2KeV 3.5KeV
P-type dopant 3 KeV 6 KeV
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Fig. 2(a) Comparison of Vt roll-off characteristics at core PMOSFET with and without counter-doped implantation. (b) N+-
to-NW and P+-to-PW isolation comparison of field device with conventional and modified process.
.
I
99. I
99. OI V C
/7
f/wI0;,:y33v
20 fi 10 SSRW,As+P31, afterre-Ox.
00 CONC, As+P31,befoe re-Ox.L v
I 0 v o ' CONC,As+P31, after re-Ox.
0 CONC, P31, after re-Ox.
0.I
I(pA)
Fig. 1(a) VBD comparison of devices with different channel doping profile. (b) Ig leakage comparison of transistors
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Fig. 3(a) Comparison of Ib-Ig characteristics for NMOS transistors with different channel doping and LDD structures. (b)
Comparison of hot carrier lifetime for NMOS transistors with different channel doping and LDD structures.
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Fig. 4(a) Id comparison of gated diode NMOS transistors with different channel doping and LDD structures before
hot carrier stress. (b) Id comparison of gated diode NMOS transistors with different channel doping and
LDD structures after hot carrier stress.
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Fig. 5 Comparison ofreal-time I-V characteristics ofdifferent ESD transistors during small ESD zapping event.
Fig. 6(a) Failure analysis of ESD transistor with single finger structure. The failure site locates at the end of poly-line near
well pick-up.
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Fig. 7 Failure analysis ofmodified protection structure with P+ diffusion into source regions.
Fig. 6 (b) Failure analysis of ESD transistor with multi-finger finger structure. The failure sites locate at the ends of poly-
lines near well pick-up regions. It shows that the damage sites are along the poly fingers.
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